ViewTube

Info

FPGA is not hard; it's a gateway to all sciences!

I'm an FPGA specialist and embedded software engineer.

I’m passionate about FPGAs and embedded ARM cores. My job, daily life, and studies are deeply involved with AMD Xilinx devices. 

By sharing knowledge and supporting each other 🤝, we can build a stronger and more innovative FPGA community!

✅ FPGAPS 👉 FPGA ➕ Processing System

Links

Stats

Joined July 6, 2024

158,899 total views

Canada

Videos

Dynamic Clock Reconfiguration on Zynq FPGA Using Clocking Wizard

Dynamic Clock Reconfiguration on Zynq FPGA Using Clocking Wizard

994 views

2w ago

I2C tutorial on Zynq+: data exchange and debugging with Analog Discovery 3

I2C tutorial on Zynq+: data exchange and debugging with Analog Discovery 3

1,200 views

1y ago

UART VHDL implementation in FPGA and data exchange with host PC

UART VHDL implementation in FPGA and data exchange with host PC

9,200 views

1y ago

Gigabit Ethernet in FPGA using MicroBlaze-part 2: Data Exchange with Python Scripts

Gigabit Ethernet in FPGA using MicroBlaze-part 2: Data Exchange with Python Scripts

3,200 views

1y ago

Implementing Gigabit Ethernet on FPGA with MicroBlaze and MIG - Part 1: Vivado Design

Implementing Gigabit Ethernet on FPGA with MicroBlaze and MIG - Part 1: Vivado Design

14,000 views

1y ago

MicroBlaze Tutorial: FreeRTOS Hello World Application Using MIG DDR and AXI UART

MicroBlaze Tutorial: FreeRTOS Hello World Application Using MIG DDR and AXI UART

3,800 views

1y ago

Xilinx MIG DDR3 Interface: Read and Write using AXI traffic Generators

Xilinx MIG DDR3 Interface: Read and Write using AXI traffic Generators

6,300 views

1y ago

VHDL FIR lowpass high pass filter: Vivado simulation and implementation

VHDL FIR lowpass high pass filter: Vivado simulation and implementation

5,900 views

1y ago

PYNQ-Z2 XADC: Vivado Vitis application using AXI DMA

PYNQ-Z2 XADC: Vivado Vitis application using AXI DMA

4,200 views

1y ago

FFT IP Core Tutorial Part 2: FPGA FFT Acceleration using AXI DMA

FFT IP Core Tutorial Part 2: FPGA FFT Acceleration using AXI DMA

5,500 views

1y ago

FFT IP Core Tutorial Part 1: Vivado Simulation with Complex Numbers

FFT IP Core Tutorial Part 1: Vivado Simulation with Complex Numbers

12,000 views

1y ago

Zynq Standalone Ethernet: Data Exchange with Python Scripts

Zynq Standalone Ethernet: Data Exchange with Python Scripts

6,600 views

1y ago

Playlists

Clock and Synchronous Design

Evaluation Board Reviews